It is worth recalling that the synthesis equations detailed in delay (NGD) circuit. Experimental evidences of the negative [5] are about a single cell. But, in practice in the case of highgroup delay for both microwave modulated signals and speed digital signals, several cells must be used to get an baseband ones were provided in frequency in [6] and in NGD value high enough for the desired frequency bandwidth. frequency and time-domains in [7]. The topology of NGD cell under study is depicted in fig. 1 / -V 7 that the group delay, can be negative in a low-pass bandwidth, (when t tends to 0) under the condition set in (3):
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showed that the 50% propagation delay was reduced by 94%.
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Finally, potential applications of this method to compensate l I for time delays in different interconnect configurations (VLSI, package, on-chip, long-line, ...) are discussed. In high-speed applications, time delay has become a major consists in cascading at the output of the line one or several bottleneck in the design process [1] - [3] . This general trend NGD cells.
applies to back plane and package interconnects, on-chip and on-board transmission lines, serial or parallel buses and also Gate to VLSI interconnects. For these different domains, various I c t advanced models and robust frequency-and time-domains NGD simulator have been investigated, but the common basic model is the Elmore RC-line one [4] . Starting from this simple model, the effects of interconnects are limited to time delay, Fig. 2 : Block diagram of the compensation technique of magnitude distortion and degraded signal transitions. To interconnect line effects with NUD circuit. enhance the signal integrity, the principle of reduction of these phenomena was put forward in [5] by using a negative group It is worth recalling that the synthesis equations detailed in delay (NGD) circuit. Experimental evidences of the negative [5] are about a single cell. But, in practice in the case of highgroup delay for both microwave modulated signals and speed digital signals, several cells must be used to get an baseband ones were provided in frequency in [6] and in NGD value high enough for the desired frequency bandwidth. frequency and time-domains in [7] . The topology of NGD cell under study is depicted in fig. 1 of the group delay, T(Co), given in (1) we established in [5] / -V 7 that the group delay, can be negative in a low-pass bandwidth, (when t tends to 0) under the condition set in (3):
n NGD cells 
resistance: R) and cascaded with n NGD cells.
(I + gmR&s)L, (2) Let us consider the system presented in fig. 3 using the first-order Maclaurin expansion of the denominator of (6) and from (4), the approximated transfer function is:
Gre(s) = Rd As mentioned in [5] and [9], at low frequency () -). 0) the value, LI, which means that it is better to use n cells of NGD group delay, r(c)=--OG(jw)/0o, is also the Elmore circuit (as shown in fig. 3 ). Unfortunately, the extraction of propagation delay. It ensues that the Elmore propagation synthesis equations for n cells is analytically difficult. So, the delay is: next section will be devoted to the development of a pragmatic approach aimed at getting the optimal number of Rd R)Cd -117 Q).
[11], the significant frequency was finally expressed as a function of the clock rate:
f=0.35/tr =7/T. single NGD cell may be unable to achieve the compensation. a -d This is why we suggested the use of n cells so that:
EE;
where int(x) gives the lowest integer equal or higher than I 1 2 3 4 x. Fig. 4 is an example of chart for a given RC-model and a Time (ns) specific FET. Fig. 5 shows the schematic of a 2-cm-long line compensated by an NGD circuit with two cascaded cells for Gbit/s and 200 ps in rise/fall-time, the reduction of the 50% propagation delay for Vngd is about 94% compared to Vrc. that a higher number of NGD cells is needed we also detailed 12, pp. 705 -707. an approach developed to determine the optimum number of cells to be used. Moreover, this approach reduces the inductance to realistic localized component values. In the case of a 2-cm-long RC-line and a high-speed digital input signal, time-domain simulations highlighted the decrease of the spurious effects by using a two-stage NGD circuit. The method limitations and its application to various interconnect configurations were also discussed as well as future prospects.
